An N-way transition between an array of amplifiers and a single substrate integrated waveguide (SIW) is presented. Its operation principle is based on excitation of the spatially distributed TE10 mode with an array of parallel and strongly coupled microstrip lines (MLs). The paper discusses and evaluates the approximate scalability bounds of such a structure in terms of the number of input channels. The model shows that, by employing a thin substrate, more amplifiers are capable of interfacing a single SIW to increase the output power, which is an important conclusion in regards to a future onchip implementation of the structure. The model has also been validated by numerical simulations.
I. Introduction
Increased propagation and material losses as well as output power limitations of semiconductor devices at mm-wave frequencies is a problem that is partly overcome by parallel and series power-combining of multiple active devices per single antenna element [1] . However, conventional circuit-level power combiner networks have inherent high insertion losses, which significantly increase with the number of channels [2] . A possible solution towards the efficient high power generation at mm-wave frequencies is the recently proposed multichannel transition in [3] , which directly interfaces an array of amplifiers to a single SIW via multiple closely separated microstrip lines (MLs), as illustrated in Fig. 1 . This allows one to directly excite the spatially distributed TE10 SIW mode with high power. Since the output power is proportional to the number of input channels, it is important to investigate the scalability of such a structure.
II. Scalability Study
The scalability of the structure will be examined with the help of an approximate impedance matching model. There are several definitions of the transmission line characteristic impedance, one of the most common are voltage-current and power-voltage [4] . For the quasi-TEM mode in a microstrip line (ML) all definitions converge to the same characteristic impedance (if pure TEM), i.e., one that is solely a function of the ML geometry and is frequency independent [4] , [5] .
Conversely, the characteristic impedance of the TE10 mode propagating in the SIW is not uniquely defined, however, the definitions differ by a scaling factor k only:
(1) An impedance matching model of the parallel power combiner could to first order constitute a parallel connection of N lines, each with an impedance Z L connected to a common port. This implies that the equivalent impedance at this point is Z L /N. The obtained equivalent impedance should be equal to the characteristic impedance Z TE10 of the SIW TE10 mode to realize a good impedance match. Thus, increasing the number of channels demands decreasing the characteristic impedance. This could be done by increasing the SIW width w or decreasing the height h. However, increasing w might lead to the excitation of higher-order modes. Fig. 2 shows the estimated number of connected channels N as a function of the ML impedance for different substrate thicknesses h. The upper bound of the filled areas corresponds to the maximum number of channels, geometrically limited by the SIW width (the spacing between the lines is assumed to be equal to the line width). The lower bounds are set by the optimal impedance matching criteria. As one can see, employment of a thin substrate and high ML impedance channels allow for interfacing more amplifiers to a single SIW, and hence significantly increase the output power as compared to a single channel transition [See Fig. 3 ]. Compactness of the proposed solution enables future on-chip realizations. . . 
III. Numerical Results
To test the proposed scalability approach, a 10-way power combiner with 50 Ω coplanar waveguide (CPW) ports has been designed, as shown in Fig. 4 . The port in Fig. 4(b) represents a ground-signal-ground chip interface. The employed SIW configuration is the same as the one used in [3] , however the substrate thickness was reduced (from 254 µm to 127 µm) to interface more channels. The 10-way configuration was optimized to realize active impedance matching: the simulated SIW-port passive reflection coefficient Γ SIWport and active reflection coefficients Γ A ...Γ E of the CPW ports are below -15 dB and 10 dB, respectively, over more than 30% bandwidth, as shown in Fig. 5 . 
Conclusions
The scalability of an array of N microstrip lines interfaced to a single substrate integrated waveguide (SIW) has been studied. It was shown that employment of a thin substrate along with a high ML impedance allows to maximize the number of channels that can be interfaced to a single SIW, and hence significantly increase the output power. Compactness of the proposed solution enables its future on-chip realization, which is an important conclusion. The special case of a 10-way power combiner with 50-Ω co-planar waveguide (CPW) input ports is presented. The proposed configuration is optimized by minimizing the active reflection coefficient at each input port. The simulated active reflection coefficients of the CPWports and passive reflection coefficient at the wave port of the structure are better than -10 dB over more than 30% relative bandwidth (25-35 GHz). Numerical results validate the model and show that this configuration allows for efficient power combining from multiple amplifiers, and hence can generate 10× more power relative to a conventional single transition, while offering a larger bandwidth for a very low profile design.
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